Introduction
The effect of the parasitic series resistance in source/ drain terminals (S/D) has been increasing in the extremely scaled down MOSFETs with a low supply voltage [1, 2] . Both contact resistance between silicide(metal)/semiconductor contacts, and sheet resistance in S/D regions must be reduced in order to reduce the total S/D series resistance [2] . Otherwise, transistor performance is going to be limited by the series resistance in the upcoming scaled down generations [1, 2] . NiSi and rare metal silicide contacts for low contact resistance of nMOSFETs [3, 4] , as well as raised S/D structure for sheet resistance reduction using semiconductor selective epitaxial growth or W growth have been proposed [5, 6] . In this abstract, we demonstrate a very low series resistance nMOSFET using a newly developed raised W metal S/D formation process for sheet resistance reduction with extremely low contact resistance ErSi x /silicon contacts.
Experimental
To achieve a low contact resistance to n-type silicon, a low Schottky barrier height (SBH) is necessary. Hence, low workfunction metals such as rare earth metals are fundamentally required. Er is used in this study. In order to protect the n + silicon as well as Er or ErSi x from being oxidized, two unique processes were employed for the silicidation. They are, the total N 2 ambient surface cleaning and transfer process and the in-situ W metal capping on Er before silicidation [7] . Fig. 1 shows the XPS depth profile of the fabricated W/ErSi x /Si stack. Oxygen related peak (O 1s) is detected only on the top surface of the W layer. This indicates that the oxidation of ErSi x and n + -silicon is successfully prevented. Fig. 2 shows the I-V characteristic of the fabricated W/ErSi x /Si Schottky barrier diode (SBD) for p-type silicon. An excellent rectifying property and a high SBH for p-Si is obtained. Fig. 3 shows the J/T 2 -1000/T plot of the SBD for n-and p-type silicon. Using the thermionic emission theory, extracted SBHs are 0.311 and 0.758 eV for n-and p-Si, respectively. On the n + -silicon region, measured contact resistivity between the ErSi x and n + -Si is 6.9x10 -9 ohm cm 2 . Here, in order to measure such a low contact resistivity, an advanced characterization technique based on the Kelvin pattern without miss-alignment was introduced [8] . The very low SBH, as well as the very low contact resistivity to n + -Si have been successfully achieved. Table 1 summarizes the measured resistivity and sheet resistance of the n + -Si region, ErSi x , W, and W/ErSi x /n + -Si stack, respectively. The resistivity and the sheet resistance of the ErSi x film are relatively high. However, W/ErSi x /n + -Si stack has a very small sheet resistance of 4.9 ohm/square. In order to reduce both of the sheet resistance and contact resistance, a metal film such as W must be formed upon the ErSi x /n + -Si low resistance contacts. In order to achieve that, the raised W metal S/D structure was developed as described in the next section.
nMOSFET with W metal S/D and ErSi x contacts
nMOSFETs were fabricated on (100) oriented silicon wafer with the developed silicide process. The detailed process flow is summarized in Fig. 4 . The devices were fabricated in the Fluctuation Free Facility of the Tohoku University. After the silicidation anneal, the raised W metal S/D structure was formed in order to reduce the sheet resistance of the S/D regions. The schematic images of the self aligned silicidation and W metal S/D formation process flows are illustrated in Fig. 5. Fig. 6 shows the cross-sectional SEM image and the schematic image of the fabricated nMOSFET, respectively. It can be confirmed that the W metal S/D structure is successfully formed very close to the channel due to the self-aligned process. Fig. 7 shows the I D -V G characteristic of the fabricated nMOS with L G =170 nm. The result shows a good I ON -I OFF characteristic. Fig. 8 shows the measured resistance of transistor including the channel and the series resistance as a function of the physical gate length [9] . The extracted S/D series resistance is 58.5 Ω . µm. Fig. 9 shows the I D -V D characteristic of the fabricated device. A high current drivability of 1.02 mA/µm is obtained for this device geometry due to the reduced series resistance in S/D terminals. Fig. 10 shows the saturation drain current as a function of the supply voltage of the fabricated device compared with the reference having similar device geometry with the series S/D resistance of 150 Ω . µm [10] . A superior drain current drivability such as 40 % higher than the reference device is obtained for the fabricated device due to the very low series resistance.
Conclusion
Using the low workfunction ErSi x silicide with W metal capping, a very low SBH of 0.311 eV for electrons as well as a very low contact resistivity of 6.9x10 -9 ohm cm 2 for n + -silicon region are obtained. Also, using the W metal capping layer as the raised metal S/D structure, the sheet resistance of the W/ErSi x /Si stack for S/D regions is reduced to 4.9 ohm/square. As a result, nMOSFET with a very small series S/D terminal resistance of 58.5 Ω . µm have been successfully achieved. The developed process technologies are going to be very effective for the 32 nm technology node and beyond [11] . 
